The organization of memory. A parallel distributed processing perspective.

نویسنده

  • J L McClelland
چکیده

Parallel distributed processing (PDP) provides a contemporary framework for thinking about the nature and organization of perception, memory, language, and thought. In this talk I describe the overall framework briefly and discuss its implications of procedural, semantic, and episodic memory. According to the PDP approach, the processing of information takes place through the interaction of a large number of simple processing units organized into modules. Storage occurs through the modification of connection weights based on the system's response to its input, that provides an opportunity for incremental storage. I will describe how connection modification may give rise through the course of experience to procedural learning and to the formation of semantic memories, structured by their semantic content. I will argue that the discovery of semantic structure requires gradual learning, with repeated exposure to representative samples of the structure to be learned. I will then describe two neuropsychological implications of the PDP approach. First, I will consider the possible modular organization of semantic information in the brain. Then, I will examine the role of the hippocampus in learning and memory. In the first case, we will see how the PDP approach leads us to see how brain damage might produce apparent dissociations between categories, when in fact the underlying organization is not by category but by modality. In the second case, we will see that the PDP approach gives us a new way to understand why it is important that unique, arbitrary associations not be stored all at once in the same memory's systems used for semantic information.(ABSTRACT TRUNCATED AT 250 WORDS)

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A High Performance Parallel IP Lookup Technique Using Distributed Memory Organization and ISCB-Tree Data Structure

The IP Lookup Process is a key bottleneck in routing due to the increase in routing table size, increasing traıc and migration to IPv6 addresses. The IP address lookup involves computation of the Longest Prefix Matching (LPM), which existing solutions such as BSD Radix Tries, scale poorly when traıc in the router increases or when employed for IPv6 address lookups. In this paper, we describe a ...

متن کامل

A High Performance Parallel IP Lookup Technique Using Distributed Memory Organization and ISCB-Tree Data Structure

The IP Lookup Process is a key bottleneck in routing due to the increase in routing table size, increasing traıc and migration to IPv6 addresses. The IP address lookup involves computation of the Longest Prefix Matching (LPM), which existing solutions such as BSD Radix Tries, scale poorly when traıc in the router increases or when employed for IPv6 address lookups. In this paper, we describe a ...

متن کامل

A Message-Passing Distributed Memory Parallel Algorithm for a Dual-Code Thin Layer, Parabolized Navier-Stokes Solver

In this study, the results of parallelization of a 3-D dual code (Thin Layer, Parabolized Navier-Stokes solver) for solving supersonic turbulent flow around body and wing-body combinations are presented. As a serial code, TLNS solver is very time consuming and takes a large part of memory due to the iterative and lengthy computations. Also for complicated geometries, an exceeding number of grid...

متن کامل

P27: Brain Network as a Pivotal Part in Intelligence Function

Neuroimaging findings have proposed that some brain regions including the precuneus, posterior cingulate, and medial prefrontal cortex play an essential role of a structural core in the brain. Network organization endures rapid alterations in development with changes in axonal synaptic connectivity, white matter volume, and the thickness of corresponding cortical regions. Structural maturation ...

متن کامل

A Scaleable Multiprocessor Architecture with Multiple Read-Write Memory Model

This paper presents a scalable multiprocessor architecture with multiple access memories and multi-way busses. This parallel architecture with more intelligent memory model and efficient multi-way interconnection network organization is called as CRrCW (Concurrent Read and restricted Concurrent Write) scaleable multiprocessor system. The memory and network model provides concurrent memory acces...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Revue neurologique

دوره 150 8-9  شماره 

صفحات  -

تاریخ انتشار 1994